



- 128 × 1 Sensor-Element Organization
- 400 Dots-Per-Inch (DPI) Sensor Pitch
- High Linearity and Uniformity for 256 Gray-Scale (8-Bit) Applications
- Output Referenced to Ground
- Low Image Lag . . . 0.5% Typ
- Operation to 2 MHz
- Single 5-V Supply



### **Description**

The TSL1401 linear sensor array consists of a  $128 \times 1$  array of photodiodes, associated charge amplifier circuitry, and a pixel data-hold function that provides simultaneous-integration start and stop times for all pixels. The pixels measure 63.5  $\mu$ m (H) by 55.5  $\mu$ m (W) with 63.5- $\mu$ m center-to-center spacing and 8- $\mu$ m spacing between pixels. Operation is simplified by internal control logic that requires only a serial-input (SI) signal and a clock.

### **Functional Block Diagram**



### **Terminal Functions**

TERMINAL		DECODIFICAL					
NAME	NO.	DESCRIPTION					
AO	3	Analog output					
CLK 2 Clock. The clock controls charge transfer, pixel output, and reset.							
GND	6, 7	Ground (substrate). All voltages are referenced to the substrate.					
NC	5, 8	No internal connection					
SI 1 Serial input. SI defines the start of the data-out sequence.		Serial input. SI defines the start of the data-out sequence.					
V <sub>DD</sub> 4 Supply voltage. Supply voltage for both analog and digital circuits		Supply voltage. Supply voltage for both analog and digital circuits.					

### **Detailed Description**

The sensor consists of 128 photodiodes arranged in a linear array. Light energy impinging on a photodiode generates photocurrent, which is integrated by the active integration circuitry associated with that pixel.

During the integration period, a sampling capacitor connects to the output of the integrator through an analog switch. The amount of charge accumulated at each pixel is directly proportional to the light intensity and the integration time.

The output and reset of the integrators is controlled by a 128-bit shift register and reset logic. An output cycle is initiated by clocking in a logic 1 on SI. An internal signal, called Hold, is generated from the rising edge of SI and transmitted to analog switches in the pixel circuit. This causes all 128 sampling capacitors to be disconnected from their respective integrators and starts an integrator reset period. As the SI pulse is clocked through the shift register, the charge stored on the sampling capacitors is sequentially connected to a charge-coupled output amplifier that generates a voltage on analog output AO. Simultaneously, during the first 18 clock cycles, all pixel integrators are reset, and the next integration cycle begins on the 19th clock. On the 129th clock rising edge, the SI pulse is clocked out of the shift register and the analog output AO assumes a high impedance state. Note that this 129th clock pulse is required to terminate the output of the 128th pixel, and return the internal logic to a known state. A subsequent SI pulse may be presented as early as the 130th clock pulse, thereby initiating another pixel output cycle.

AO is driven by a source follower that requires an external pulldown resistor. When the output is not in the output phase, it is in a high-impedance state. The output is nominally 0 V for no light input and 2 V for a nominal white–level output, with a nominal full–scale (saturation) voltage of 3 V.

The TSL1401 is intended for use in a wide variety of applications, including: image scanning, mark and code reading, optical character recognition (OCR) and contact imaging, edge detection and positioning, and optical linear and rotary encoding.





### Absolute Maximum Ratings†

Supply voltage, V <sub>DD</sub>	
Digital input current range, I <sub>1</sub>	
Operating free-air temperature range, T <sub>A</sub>	0°C to 70°C
Storage temperature range, T <sub>stq</sub>	–25°C to 85°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

<sup>&</sup>lt;sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### Recommended Operating Conditions (see Figure 1 and Figure 2)

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>DD</sub>	4.5	5	5.5	V
Input voltage, V <sub>I</sub>	0		$V_{DD}$	V
High-level input voltage, V <sub>IH</sub>	$V_{DD} \times 0.7$		$V_{DD}$	V
Low-level input voltage, V <sub>IL</sub>	0		$V_{DD} \times 0.3$	V
Wavelength of light source, $\lambda$	400		1000	nm
Clock frequency, f <sub>clock</sub>	5		2000	kHz
Sensor integration time, t <sub>int</sub>	0.0645		100	ms
Setup time, serial input, t <sub>su(SI)</sub>	20			ns
Hold time, serial input, t <sub>h(SI)</sub> (see Note 1)	0			ns
Operating free-air temperature, T <sub>A</sub>	0	•	70	°C

NOTE 1: SI must go low before the rising edge of the next clock pulse.




Figure 1. Timing Waveforms

TAOS001A - MAY 1999

# Electrical Characteristics at $f_{clock}$ = 200 kHz, $V_{DD}$ = 5 V, $T_A$ = 25°C, $\lambda_p$ = 565 nm, $t_{int}$ = 5 ms, $R_L$ = 330 $\Omega$ , $E_e$ = 14 $\mu$ W/cm² (unless otherwise noted) (see Note 2)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Analog output voltage (white, average over 128 pixels)		1.8	2	2.2	V
	Analog output voltage (dark, average over 128 pixels)	E <sub>e</sub> = 0	0	0.1	0.2	V
PRNU	Pixel response nonuniformity	See Note 3		±4%	±7.5%	
	Nonlinearity of analog output voltage	See Note 4		±0.4%		FS
	Output noise voltage	See Note 5		1		mVrms
	Saturation exposure	See Note 6	95	123		nJ/cm <sup>2</sup>
	Analog output saturation voltage		3	3.5		V
		All pixels, $E_e = 0$ See Note 7		0.08	0.120	V
DSNU	Dark signal nonuniformity	All except pixel 1, E <sub>e</sub> = 0 See Note 7		0.017	0.035	
IL	Image lag	See Note 8		0.5%		
I <sub>DD</sub>	Supply current			2.5	4	mA
I <sub>IH</sub>	High-level input current	$V_I = V_{DD}$			1	μΑ
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0			1	μΑ
C <sub>i</sub>	Input capacitance			5		pF

NOTES: 2. Clock duty cycle is assumed to be 50%.

- PRNU is the maximum difference between the voltage from any single pixel and the average output voltage from all pixels of the device under test when the array is uniformly illuminated.
- 4. Nonlinearity is defined as the maximum deviation from a best-fit straight line over the dark-to-white irradiance levels, as a percent of analog output voltage (white).
- 5. RMS noise is the standard deviation of a single-pixel output under constant illumination as observed over a 5-second period.
- 6. Minimum saturation exposure is calculated using the maximum responsivity and minimum output saturation voltage figures.
- 7. DNSU is the difference between the maximum and minimum of dark-current voltage.
- 8. Image lag is a residual signal left in a pixel from a previous exposure. It is defined as a percent of white-level signal remaining after a pixel is exposed to a white condition followed by a dark condition:

$$IL = \frac{V_{AO}^{-V}AO(dark)}{V_{AO(white)} - V_{AO(dark)}} \times 100$$





# Operating Characteristics over recommended ranges of supply voltage and operating free-air temperature (see Figure 2)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
t <sub>w(H)</sub>	Clock pulse duration (high)		50		ns
$t_{w(L)}$	Clock pulse duration (low)		50		ns
ts	Analog output settling time to ±1%	$R_L = 330 \ \Omega,  C_L = 50 \ pF$		350	ns




Figure 2. Operational Waveforms

### TYPICAL CHARACTERISTICS

### PHOTODIODE SPECTRAL RESPONSIVITY







Figure 3




### TYPICAL CHARACTERISTICS












## AVERAGE ANALOG OUTPUT VOLTAGE, WHITE





### **TYPICAL CHARACTERISTICS**






# **\$KYTECH**تهيه و توزيع قطعات الكترونيك

### **MECHANICAL INFORMATION**

This dual-in-line package consists of an integrated circuit mounted on a lead frame and encapsulated with an electrically nonconductive clear plastic compound.



- <sup>†</sup> True position when unit is installed
- <sup>‡</sup> Minimum flat-optical-surface length

NOTES: A. All linear dimensions are in inches and parenthetically in millimeters.

- B. This drawing is subject to change without notice.
- C. Index of refraction of clear plastic is 1.55.

Figure 10. Packaging Configuration





**PRODUCTION DATA** — information in this document is current at publication date. Products conform to specifications in accordance with the terms of Texas Advanced Optoelectronic Solutions, Inc. standard warranty. Production processing does not necessarily include testing of all parameters.

### **NOTICE**

Texas Advanced Optoelectronic Solutions, Inc. (TAOS) reserves the right to make changes to the products contained in this document to improve performance or for any other purpose, or to discontinue them without notice. Customers are advised to contact TAOS to obtain the latest product information before placing orders or designing TAOS products into systems.

TAOS assumes no responsibility for the use of any products or circuits described in this document or customer product design, conveys no license, either expressed or implied, under any patent or other right, and makes no representation that the circuits are free of patent infringement. TAOS further makes no claim as to the suitability of its products for any particular purpose, nor does TAOS assume any liability arising out of the use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages.

TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS, INC. PRODUCTS ARE NOT DESIGNED OR INTENDED FOR USE IN CRITICAL APPLICATIONS IN WHICH THE FAILURE OR MALFUNCTION OF THE TAOS PRODUCT MAY RESULT IN PERSONAL INJURY OR DEATH. USE OF TAOS PRODUCTS IN LIFE SUPPORT SYSTEMS IS EXPRESSLY UNAUTHORIZED AND ANY SUCH USE BY A CUSTOMER IS COMPLETELY AT THE CUSTOMER'S RISK.







www.taosinc.com